

B: Amendments to The Claims:

What is claimed is:

21

1. (Currently Amended) A method for use in a computer system 1 having an integer execution unit (FXU) having an Instruction 2 Decode and Dispatch Unit (I-Unit) and an integer execution 3 unit (E unit) of a central processor (CP) of the computer 4 system and in which said integer execution unit contains an 5 arithmetic and logical unit (ALU) which is capable of 6 performing arithmetic functions including binary addition, 7 subtraction, and logical operations such as logical and, 8 logical or, and logical exclusive or, wherein said logical 9 operations for operands which feed the ALU are bit maskable 10 to select which bits of the operands participate in the 11 logical operation, comprising the steps of: \2 allowing a partial instruction to be executing during 13 the instruction dispatch cycle of the computer system by 14 providing said integer execution unit (FXU) with a 15 predetermination cycle pipeline stage created to accommodate 16 a timing critical function used for execution of an 17 instruction, and overlapping said predetermination cycle 18 pipeline stage (E-1 stage) with a dispatch cycle of the 19 Instruction Decode and Dispatch Unit (I-Unit) of said 20

- 1` 2. (Currently Amended) The method according to claim 1
- 2 wherein the process proceeds by dividing a timing critical

integer execution unit (FXU) of a central processor (CP) of

the computer system before an instruction is dispatched.

- 3 function used for execution of an instruction is divided
- 4 into first and second partitioned processes partitioned
- among a virtual first and a second pipeline stage of a 5
- single pipeline, said first pipeline stage being said 6 predetermination cycle pipeline stage and a virtual stage,



- and said second pipeline stage being one where a prior 7 instruction received has been confirmed as valid. 8 (Currently Amended) The method according to claim 2
- wherein 2 said first partitioned process has said predetermination 3 cycle (em1) which initiates two cycles before a first cycle 4 of execution of said instruction when the input operands 5 feed the ALU and the result of calculations performed in the 6 ALU is put into a result register and which initiates the 7 timing critical function for execution of an instruction to

1 be executed. 2

3 (Currently Amended) The method according to claim 3, 4. 4 wherein

said second partitioned process, which includes said dispatch cycle, has a first predetermination cycle (e0) and a second cycle (e1) and a third cycle (PA).

2 3

1

1

(Original) The method according to claim 4 wherein said 4 first predetermination cycle (e0) is initiated when an 5 instruction is being decoded to determine what instruction 6 it is in order to setup the controls to the computer system ALU and the second partitioned process is used for reading 8 and loading operands into a plurality of FXU input registers 9 of said computer system's FXU which second cycle determines 10 whether the timing critical function of said predetermined 11 predetermination cycle is valid for an instruction to be 12 executed, and the second cycle (e1) performs the first cycle 13 of execution of said instruction where the input operands 14 feed the ALU and the result is put into a result register, and wherein during the third cycle (PA) the contents of 1 the result register are sent to an architected General

2 Purpose Register file (GPR).



- 1 6. (Currently Amended) The method according to claim 5
- wherein said third cycle is a dispatch cycle during which the contents of the result register are sent to an
- architected General Purpose Register file (GPR).

2

7. (Original) The method according to claim 5 wherein said timing critical function is a mask generation process.

1 2

3

8. (Original) The method according to claim 5 wherein said timing critical function determines read addresses for the GPRs of said computer system.

4

9. (Currently Amended) The method according to claim 5
wherein in the process allowing a partial instruction to be
executing during the instruction dispatch cycle of the
computer system, the three pipeline cycles of the second
partitioned process used for reading and loading operands
into a plurality of FXU input registers in said pipeline
stages work independently so that they contain three

1

2 10. (Currently Amended) The method according to claim 5
3 wherein the first partitioned process overlaps with the
4 Instruction Decode and Dispatch Unit (I-unit) instruction
5 pipeline as well as with the execution cycles of earlier in the pipeline instructions.

different instructions in various states of execution.

1

11. (Currently Amended) The method according to claim 5
wherein said predetermination cycle pipeline stage is used
to accommodate a first part of the mask generate generation
process, and this predetermination cycle pipeline stage (E-1
stage) is inserted before a pipeline execution stage (E0
stage).

2



- 4 12. (Original) The method according to claim 11, wherein
- 5 said predetermination cycle pipeline stage does not increase
- the depth of the FXU pipeline and overlaps with the last stage or dispatch stage of the Instruction Decode and Dispatch Unit (I-Unit).

2

- 13. (Original) The method according to claim 1 wherein said
- predetermination cycle pipeline stage also provides cycle
- time relief of the <u>first predetermination cycle (e0)</u>
- execution (e0) stage by allowing an extra cycle to decode
- the instruction and form GPR read addresses which need to be
- 1 launched directly from latches at the beginning of the ± 0
- first predetermination cycle (e0).

3

- 4 14. (Original) The method according to claim 1 wherein said
- 5 predetermination cycle pipeline stage is a stage of the mask
- 6 generator generation logic which overlaps with the
- 7 Instruction Decode and Dispatch Unit (I-unit) instruction
- 8 unit as well as with the execution cycles of older (earlier in the pipeline) instructions.

1

- 2 15. (Original) The method according to claim 1 wherein said
- predetermined cycle pipeline stage is implemented as a speculated pipeline stage in which the validity of said predetermined cycle pipeline stage is not known until a following execution stage, wherein if an execution (E0) stage first becomes valid, it is implied that the predetermined cycle pipeline (E-1) stage is considered was valid on the cycle before, without impacting a subsequent dispatch stage of said I-Unit.
 - 16. (Cancelled) .